|
|
Clarinet Vseries Application
Presentation
The Clarinet-system is a powerful Protocol Test
platform supporting Vseries interfaces and data protocols. It offers a wide
variety of functions:
- Monitoring
- Automatic simulation
- Conformance testing for different layers of data protocols based on
ISO or NIUF test suites
|

Large snapshot
|
The flexibility and the user-friendly
interface of the software provides the user with a way to use it for
product development, engineering, or field trials. |
Standard Features
Interface connection
Analysis Functions
Emulation functions
Signaling simulation
Programmable simulation
Conformance testing simulation
Clarinet-system: basic configuration
Physical Interface
Interface Management
- Simultaneous management on each interface
of three types of PH, SL, DL links:
- PH physical interface: clock
selection V24-114/115,
V24-113/115, X24-S, X24-X/S.
- Signaling link: definition by
interface circuit states. BOP or
Asynchronous type.
- Data link: definition by
interface circuit states. BOP, SS7, Asynchronous or BERT type.
Protocol Event Generation
- Physical level: interface circuit state
transition.
- Signaling link: HDLC frames or
asynchronous characters.
- Data link: HDLC frames, SS7, BERT-G821 results
or asynchronous characters.
Statistics Event Generation
- BOP type event counters on SL or DL.
- Data-flow counters on BOP link at
different protocol layers.
Protocol Specification for Display
- Physical Link: clocks; V24/X24 circuits.
- Signaling Link:
- Data structure: BOP envelope, Asynchronous
characters.
- Decoding according to a protocol stack with 7 decoding
levels
- Data Link:
- Data structure: BOP envelope, Asynchronous
characters, BERT
- Decoding according to a protocol stack with 7 decoding
levels
Hayes/V25bis Signaling Simulation
- Automatic Behavior
- Starting delay, number of
repetitions and
intercommunications delays.
- Command state duration.
- Establish time-out.
- Programmable command sequence in
character structure or BOP.
- Delay for data transmission in
the Command state.
- Manual Commands:
- Setting of interface circuits.
- Set-up and clearing of
communication in automatic mode.
- Sequence transmission of SL
command.
Data Link Simulation
- Automatic Behavior
- Starting delay, number of
repetitions and
intercommunications delays.
- DATA state duration.
- Programmable command sequence in
character structure
- Delay for start of transmission
in the data state
- Manual Commands:
- Character transmission in the
data state
- Link type
- BOP-HDLC: X25 and Frame Relay Data simulator
- User program
- BERT - Pattern: 29 - 1 (V52), 211
- 1 (O152), 215 - 1 (O151),
results according to CCITT G821
- LOOP
Physical Layer
- Emulation mode: DTE or DCE.
- Physical level configuration:
- Clocks V24-114/115, V24-113/115,
X24-S, X24-X/S.
- NRZI encoding.
- Emulator Configuration:
- Setting of the interface circuit
state (COMMAND and DATA states).
X25 Automatic Simulation:
- X25 automatic simulator can be run in DATA state
Frame Relay automatic simulation:
- Frame Relay automatic simulator
can be run in DATA state
IP automatic simulation:
- IP automatic simulator
can be run in DATA state over PPP Layer
API
- Use of CLARINET-Development C language
- Microsoft format library.
- Level N simulation using emulation on signaling channel.
ETS
- Use of ETS packages resulting from TTCN compilation:
- Template of profiles, PICS/PIXIT
- Execution under Clarinet Run-time
Qty.
|
Refer.
|
Product Designation
|
1
|
2004
|
Clarinet-Book USB Vseries
|
1
|
8001
|
Clarinet-Run-time
|
|